RTU Previous Question Papers BE CSE 7th Sem Computer Aided Design For VLSI Dec 2011

RTU Previous Question Papers BE CSE

7th Sem Computer Aided Design For VLSI Dec 2011

Unit- I

1. Explain abstraction levels of a circuit representation and also discuss corresponding views with the help of a circuit example.

1. What do you understand by circuit optimization. Explain its need and the process

Unit-II

2. What is Boolean function, also discuss its representation classified in tabulat, logic expression and BDDs.

2. What is satisfiability of boolean function and how covering problems are associated with this. Explain by alogrithms.

Unit-III

3. With the help of a state diagram of hard wired control unit Explain control unit synthesis.

3. Explain importance of scheduling in architectural synthesis. Discuss ALAP scheduling algorithm.

Unit-IV

4. Explain Resource sharing in hierarchical sequencing graphs.

4. What do you understand by a cover of boolean function. What is minimum and minimal cover. Also explain major principles of heuristics logic minimization.


Unit-V

5. Write short notes on following:
a) Floor plan
b) Placement

5. Write short notes on following:

a) Global Routing Methods.

b) Channel Routing Algorithm. 

Leave a Comment